Power Estimation of Pipeline FFT Processors

  • S. Reza Talebiyan Ferdowsi University of Mashhad
  • Saied Hosseini-Khayat Ferdowsi University of Mashhad
Keywords: Pipeline FFT processor, power analysis, utilization rate, clock-gating

Abstract

Pipeline FFT processors are used in mobile communication systems and in particular in OFDM-based systems. This paper presents a method for power analysis of pipeline FFT processors. This method applies to various architectures with different radices. It also presents a method for mapping utilization rate onto clock-gating, which results in efficient power consumption.

Published
2009-06-30
How to Cite
1.
Talebiyan S, Hosseini-Khayat S. Power Estimation of Pipeline FFT Processors. The Annals of “Dunarea de Jos“ University of Galati. Fascicle III, Electrotechnics, Electronics, Automatic Control, Informatics [Internet]. 30Jun.2009 [cited 3May2024];32(1):37-1. Available from: https://www.gup.ugal.ro/ugaljournals/index.php/eeaci/article/view/625
Issue
Vol 32 No 1 (2009)
Section
Articles

@ "Dunarea de Jos" University of Galati

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.